18 - 742 : Multiprocessor Architecture
نویسندگان
چکیده
منابع مشابه
Multiprocessor DSP Systems for Active Control
To extend the upper limiting frequency and attenuation zone of active noise and vibration control systems, multiple channel control systems are commonly used. This brings a huge amount of computational load and often multiprocessor DSP systems have to be used. In this paper, several multiprocessor system architectures are considered for the most commonly used active control algorithm, and three...
متن کاملDesign of Real Time Multiprocessor System on Chip
Actually, multiprocessor architecture is one of the solutions to fulfill the heavy computational requirements of the new applications running on embedded systems such multimedia and 3D games. The design of such systems pose various problems located at different level: architecture topology, lack of multiprocessor RTOS. Hence, we suggest in this paper a new topology of multiprocessor architectur...
متن کاملModeling Scenarios in Scenario-Based Multithreading for Real-Time Object-Oriented Modeling
Saehwa Kim School of EE and CS Seoul National University Seoul 151-742, Korea [email protected] Michael Buettner School of EE and CS Seoul National University Seoul 151-742, Korea [email protected] Mark Hermeling IBM Software Group IBM Singapore Pte Ltd Singapore 486072, Singapore. [email protected] Seongsoo Hong School of EE and CS Seoul National University Seoul 151-742, Ko...
متن کاملDesign of Real Time Multiprocessor System on Chip
Actually, multiprocessor architecture is one of the solutions to fulfill the heavy computational requirements of the new applications running on embedded systems such multimedia and 3D games. The design of such systems pose various problems located at different level: architecture topology, lack of multiprocessor RTOS. Hence, we suggest in this paper a new topology of multiprocessor architectur...
متن کاملGlobal Bus Design of a Bus-Based COMA Multiprocessor DICE
DICE is a shared-bus multiprocessor based on a distributed shared-memory architecture, known as Cache-Only Memory Architecture (COMA). Unlike previous COMA proposals for large-scale multiprocessing, DICE utilizes the COMA to effectively decrease the gap between modern high-performance microprocessors and the bus. As microprocessors become faster and demand more bandwidth, the already limited sc...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2006